

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Dmitriy Rumynin et al.

Title: PARALLEL COUNTER AND A LOGIC CIRCUIT FOR PERFORMING MULTIPLICATION

Docket No.: 1365.051US1

Filed: July 27, 2001

Examiner: Unknown

Serial No.: 09/917,257

Due Date: N/A

Group Art Unit: 2121



Commissioner for Patents  
Washington, D.C. 20231

RECEIVED

MAR 20 2003


We are transmitting herewith the following attached items (as indicated with an "X"):

Technology Center 2100

- ☒ A return postcard.
- ☒ An Information Disclosure Statement (1 pg.), Form 1449 (2 pgs.), and copies of 36 cited documents.
- ☒ International Search Report for PCT/GB02/01343, mailed December 27, 2002 (4 pgs.).
- ☒ International Search Report for PCT/GB01/04455, mailed October 7, 2002 (9 pgs.).
- ☒ International Search Report for PCT/GB01/03415, mailed November 15, 2002 (10 pgs.).

If not provided for in a separate paper filed herewith, Please consider this a PETITION FOR EXTENSION OF TIME for sufficient number of months to enter these papers and please charge any additional fees or credit overpayment to Deposit Account No. 19-0743.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

By:   
Atty: Timothy B Clise  
Reg. No. 46,957

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, Washington, D.C. 20231, on this 12<sup>th</sup> day of March, 2003.

Mark J. Gambetta  
Name

Mark J. Gambetta  
Signature

Customer Number 21186

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
(GENERAL)

P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

S/N 09/917257

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Dmitry Rumynin et al. Examiner: Unknown  
Serial No.: 09/917257 Group Art Unit: 2121  
Filed: July 27, 2001 Docket: 1365.051US1  
Title: PARALLEL COUNTER AND A LOGIC CIRCUIT FOR PERFORMING  
MULTIPLICATION

RECEIVED

MAR 20 2003

Technology Center 2100

INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents  
Washington, D.C. 20231

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 *et. seq.*, the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicants respectfully request that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicants request that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicants with the next official communication.

Pursuant to 37 C.F.R. § 1.97(b), it is believed that no fee or statement is required with the Information Disclosure Statement. However, if an Office Action on the merits has been mailed, the Commissioner is hereby authorized to charge the required fees to Account No. 19-0743 in order to have this Information Disclosure Statement considered.

The Examiner is invited to contact the Applicants' Representative at the below-listed telephone number if there are any questions regarding this communication.

Respectfully submitted,

DMITRIY RUMYNIN ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
P.O. Box 2938  
Minneapolis, MN 55402  
612-349-9587

Date

11 March 2003

By

Timothy B Clise  
Reg. No. 40 957

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner of Patents, Washington, D.C. 20231, on this 12<sup>th</sup> day of March, 2003.

Name

Mark J. Gambetta


Signature

Mark J. Gambetta

Substitute for form 1449A/PTO

**INFORMATION DISCLOSURE  
STATEMENT BY APPLICANT**

(Use as many sheets as necessary)



Complete if Known

Application Number	09/917,257
Filing Date	July 27, 2001
First Named Inventor	Rumynin, Dmitriy
Group Art Unit	2121
Examiner Name	Unknown

**RECEIVED****MAR 20 2003**

Sheet 1 of 2

Attorney Docket No: 1365.051US1

Technology Center 2100

**US PATENT DOCUMENTS**

Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
	US-3,634,658	01/11/1972	Brown, Richard	235	92LG	03/19/1970
	US-3,757,098	09/04/1973	Wright, Carl	235	175	05/12/1972
	US-4,607,176	08/19/1986	Burrows, James, et al.	307	449	08/22/1984
	US-5,095,457	03/10/1992	Ho-sun Jeong	364	758	02/01/1990
	US-5,175,862	12/29/1992	Phelps, Andrew, et al.	395	800	06/11/1990
	US-5,524,082	06/04/1996	Horstmann, P., et al.	364	489	06/28/1991
	US-5,995,029	11/30/1999	Ryu, Myung	341	101	10/29/1997
	US-6,023,566	02/08/2000	Belkhale, K., et al.	395	500.03	04/14/1997

**FOREIGN PATENT DOCUMENTS**

Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T <sup>2</sup>
	EP-0168650	01/22/1986	Darringer, J., et al.	G06F	15/60	
	EP-0309292	03/29/1989	Nishiyama, T., et al.	G06F	15/60	
	EP-0442356	08/21/1991	Chang, Yen C., et al.	G06F	7/50	
	EP-0741354	11/06/1996	Ichikawa, Takeshi	G06F	7/60	
	FR-2475250	08/07/1981	Houdard, Jean-Pierre, et al.	606F	7/38	With English Abstract
	GB-2016181	09/19/1979	Gajski, Daniel, et al.	606F	7/39	
	GB-2062310	05/20/1981	Ohhashi, Masahide, et al.	606F	7/52	
	GB-2365636	02/20/2002	Rumynin, D., et al.	G06F	7/60	
	GB-2365637	02/20/2002	Rumynin, D., et al.	G06F	7/60	
	WO-99/22292	05/06/1999	Verbauwhede, Ingrid	606F	7/52	
	WO-02/12995	02/14/2002	Meulemans, P., et al.	G06F	7/00	

**OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS**

Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
		BOOTH, ANDREW, "A Signed Binary Multiplication Technique", <u>Oxford University Press</u> , Reprinted from Q.J. Mech. Appl. Math. 4:236-240, (1951), pp. 100-104	
		CHAKRABORTY, S., et al., "Synthesis of Symmetric Functions for Path-Delay Fault Testability", <u>12th International Conference on VLSI Design</u> , (1999), pp. 512-517	
		DADDA, L., "On Parallel Digital Multipliers", <u>Associazione Elettrotecnica ed Elettronica Italiana</u> , Reprinted from Alta Freq. 45:574-580, (1976), pp. 126-132	
		DADDA, L., "Some Schemes For Parallel Multipliers", <u>Associazione Elettrotecnica ed Elettronica Italiana</u> , Reprinted from Alta Freq. 34:349-356,	

**EXAMINER****DATE CONSIDERED**


Substitute Disclosure Statement Form (PTO-1449)

\* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 809. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional) 2 Applicant is to place a check mark here if English language Translation is attached

Substitute for form 1449A/PTO

# **INFORMATION DISCLOSURE STATEMENT BY APPLICANT**

(Use as many sheets as necessary)



Complete if Known

Application Number	09/917,257
Filing Date	July 27, 2001
First Named Inventor	Rumynin, Dmitriy
Group Art Unit	2121
Examiner Name	Unknown

RECEIVED

MAR 20 2003

Sheet 2 of 2

Attorney Docket No: 1365.051US1

Technology Center 2100

## **OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS**

Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
		(1965), pp. 118-125	
		DEBNATH, D., "Minimization of AND-OR-EXOR Three-Level Networks with AND Gate Sharing", <u>IEICE Trans. Inf. &amp; Syst.</u> , Vol. E80-D, No. 10, (1997), pp. 1001-1008	
		DRECHSLER, R., et al., "Sympathy: Fast Exact Minimization of Fixed Polarity Reed-Muller Expressions for Symmetric Functions", <u>IEEE</u> , (1995), pp. 91-97	
		DRECHSLER, R., et al., "Sympathy: Fast Exact Minimization of Fixed Polarity Reed-Muller Expressions for Symmetric Functions", <u>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</u> , Vol. 16, No. 1, (1997), pp. 1-5	
		FLEISHER, H., "Combinatorial Techniques for Performing Arithmetic and Logical Operations", <u>IBM Research Center, RC-289, Research Report</u> , (July 18, 1960), pp. 1-20	
		FOSTER, CAXTON, et al., "Counting Responders in an Associative Memory", <u>The Institute of Electrical and Electronics Engineers, Inc.</u> , Reprinted, with permission, from <u>IEEE Trans. Comput.</u> C-20:1580-1583, (1971), pp. 86-89	
		HO, I., et al., "Multiple Addition by Residue Threshold Functions and Their Representation By Array Logic", <u>The Institute of Electrical and Electronics Engineers, Inc.</u> , Reprinted, with permission from <u>IEEE Trans. Comput.</u> C-22: 762-767, (1973), pp. 80-85	
		JONES, ROBERT, et al., "Parallel Counter Implementation", <u>IEEE</u> , (1992), pp. 381-385	
		NIENHAUS, H., "Efficient Multiplexer Realizations of Symmetric Functions", <u>IEEE</u> , (1981), pp. 522-525	
		OKLOBDZIJA, V.G., et al., "Improving Multiplier Design by Using Improved Column Compression Tree and Optimized Final Adder in CMOS Technology", <u>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</u> , Vol. 3, No. 2, (1995), pp. 292-301	
		SWARTZLANDER, JR., EARLE, "Parallel Counters", <u>Institute of Electrical and Electronic Engineers, Inc.</u> , Reprinted, with permission from <u>IEEE Trans. Comput.</u> C-22:1021-1024, (1973), pp. 90-93	
		VASSILIADIS, S., et al., "7/2 Counters and Multiplication with Threshold Logic", <u>IEEE</u> , (1997), pp. 192-196	
		WALLACE, C., "A Suggestion for a Fast Multiplier", <u>IEEE Transactions on Electronic Computers</u> , (1964), pp. 14-17	
		ZURAS, D., et al., "Balanced Delay Trees and Combinatorial Division in VLSI", <u>IEEE Journal of Solid State Circuits</u> , SC-21, IEEE Inc, New York, Vol. SC-21, No. 5, (1986), pp. 814-819	

EXAMINER

DATE CONSIDERED

Substitute Disclosure Statement Form (PTO-1449)

\* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 809. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional) 2 Applicant is to place a check mark here if English language Translation is attached